

Fig. 1A




Fig. 1B

FIG. 2B is a perspective view of the device 100 in a closed position. The device 100 is shown in a perspective view, illustrating the front face of the device. The front face includes a display screen 110 and a control panel 120. The control panel 120 is located below the display screen 110 and includes a series of buttons 121 and 122. The device 100 is shown in a perspective view, illustrating the front face of the device. The front face includes a display screen 110 and a control panel 120. The control panel 120 is located below the display screen 110 and includes a series of buttons 121 and 122.




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 2E

26





Fig. 3



F16.4

[illegible]

30

50

FIG. 5 is a diagram of a video signal format. The diagram shows a sequence of frames and fields. Frame 1 is followed by Field 1, Field 2, Field 3, Field 4, Field 5, Field 6, Field 7, Field 8, Field 9, and Field 10. Frame 2 is followed by Field 1, Field 2, Field 3, Field 4, Field 5, Field 6, Field 7, Field 8, Field 9, and Field 10. Frame 3 is followed by Field 1, Field 2, Field 3, Field 4, Field 5, Field 6, Field 7, Field 8, Field 9, and Field 10. Frame 4 is followed by Field 1, Field 2, Field 3, Field 4, Field 5, Field 6, Field 7, Field 8, Field 9, and Field 10. The diagram also shows a sequence of DI (Data Interchange) frames: DI Frame 1, DI Frame 2, DI Frame 3, DI Frame 4, DI Frame 5, DI Frame 6, DI Frame 7, DI Frame 8, DI Frame 9, and DI Frame 10. The DI frames are grouped into two sets: 106a (DI Frame 1, DI Frame 2, DI Frame 3, DI Frame 4, DI Frame 5, DI Frame 6, DI Frame 7, DI Frame 8, DI Frame 9, and DI Frame 10) and 106b (DI Frame 1, DI Frame 2, DI Frame 3, DI Frame 4, DI Frame 5, DI Frame 6, DI Frame 7, DI Frame 8, DI Frame 9, and DI Frame 10). The diagram includes time intervals: 1 sec (24) for the frame sequence, 1 sec (60) for the field sequence, and 1 sec (60) for the DI frame sequence.




Figure 5

FIG. 6 is a block diagram of a digital video input stream processing system 130. The system includes a digital video input stream 132, a 4 Field Memory 134, and a Field Assembly 150. The 4 Field Memory 134 contains an Incoming Field Buffer 134a, a 1st Previous Field 134b, a 2nd Previous Field 134c, and a 3rd Previous Field 134d. The digital video input stream 132 is processed by the Incoming Field Buffer 134a and then the 1st Previous Field 134b. The 1st Previous Field 134b is then processed by the 2nd Previous Field 134c, and the 2nd Previous Field 134c is processed by the 3rd Previous Field 134d. The 3rd Previous Field 134d is then processed by the Field Assembly 150. The Field Assembly 150 outputs a Progressive Formatted Video Frame 152'.

130




Figure 6

142




Figure 7




Figure 8




Figure 9




Figure 10

Figure 11







Figure 12





318

Compute
Detection Value
for each column

328

fd0 fd1 fd2 fd3 fd4

Threshold each
Detection Value

330

Compute
Weighted Average
of horizontally adjacent
detection values

332

Ultimate Detection
Value (UDV)

334


pixelout =

$$\begin{aligned}
 & (UDV * (pR4C2 + pR2C2)/2) \\
 & + ((1 - UDV) * pR3C2)
 \end{aligned}$$

output pixel 338


Figure 13

Figure 14A




340

Figure 14B



346

Figure 14C



350

Figure 15




Figure 16




Figure 17




Figure 18




Figure 19




Figure 20





Figure 21






Figure 22




FIG. 23

set(1)	c(1), c(9), c(17), c(25), c(33), c(41)
set(2)	c(2), c(10), c(18), c(26), c(34), c(42)
set(3)	c(3), c(11), c(19), c(27), c(35), c(43)
set(4)	c(4), c(12), c(20), c(28), c(36), c(44)
set(5)	c(5), c(13), c(21), c(29), c(37), c(45)
set(6)	c(6), c(14), c(22), c(30), c(38), c(46)
set(7)	c(7), c(15), c(23), c(31), c(39), c(47)
set(8)	c(8), c(16), c(24), c(32), c(40), c(48)

FIG. 24




Figure 25

Change coefficient in $s(i)$
so that $\text{sum } s(i) = 1$




Figure 26

600






Figure 27






Figure 30




Figure 31

[illegible]

Figure 32




Figure 33




Figure 34




Figure 35

738 ↘





Figure 36



NOTES:

1. "i" is the RAM Address
2. "j" denotes the selected RAM module
the address MUX control and RAM write enable)
3. "EndCnt" indicates that the RAM Address points
to the last location in a RAM module
4. "M" is the number of addressable location in a
RAM module
5. "N" is the number of RAM modules

Figure 37

Intermittent Video
Data Input -
Synchronous to
Clock C1

Intermittent Video
Data Input -
Synchronous to
Clock C1

8

758

768





Figure 38